

- CMOS inverter.
- b)** Draw the combinational logic circuit using NMOS for the following Boolean expression: **07**
- (i) $Y1 = (AB + CD + E)'$ (ii) $Y2 = (A(D + E) + BC)'$
- Q-5** **Attempt all questions** **(14)**
- a)** Explain the estimation of interconnect parasitic. **07**
- b)** Discuss the effect of charge storage and charge leakage in pass transistor circuits. **07**
- Q-6** **Attempt all questions** **(14)**
- a)** Explain in detail SR latch circuit. **07**
- b)** Explain in detail CMOS D-latch and edged triggered flip flop. **07**
- Q-7** **Attempt all questions** **(14)**
- a)** Explain CMOS transmission gate logic. **07**
- b)** Explain Latch up problem in CMOS inverter. Mention causes and remedy for avoiding latch up. **07**
- Q-8** **Attempt all questions** **(14)**
- a)** Write short note on Fault types and models. **07**
- b)** Discuss various packaging technology used for VLSI chips. **07**

