Enro	ollmen	t No:	Exam Seat No:		
Lin			UNIVERSITY		
			mination-2019		
		Willer Exa	IIIIIIauvii-201 <i>)</i>		
Subj	ect Na	me: VLSI Technology			
Subject Code: 4TE07VLT1			Branch: B.Tech (EC)		
Semo	ester: '	7 Date: 15/11/2019	Time: 10:30 To 01:30	Marks: 70	
() (<u>)</u> (<u>)</u>	2) Ins3) Dra	s: e of Programmable calculator & ar tructions written on main answer t aw neat diagrams and figures (if no sume suitable data if needed.	book are strictly to be obeyed.	rohibited.	
Q-1	b) c) d) e) f) g) h) i) j) k) n)	Attempt the following questions Draw the Y-chart for VLSI design flow in three domains. Define the term semi custom design style. Define the term full custom design style. State the different criteria used for measure the design quality for chip design. Define the term photo lithography. Define the terms positive photo-resist Define the terms negative photo-resist. Define the terms Enhancement and Depletion mode MOSFET. State the type of Fermi level potential for n-type and p-type silicon substrate. Define the term work function. Define the term threshold voltage V _{TO} . Define the term controllability. Define the term obsrevability.			
Attemp	pt any	four questions from Q-2 to Q-8			
Q-2	a)	Attempt all questions Discuss following approaches (w IC design: 1. Hierarchy, 2. Regula	± '		
	b)	Why do we need isolation betw chip? Explain etched field-oxide with diagrams.	een MOS transistors fabricated of	on a single 07	
Q-3		Attempt all questions		(14)	

Q. Qa) Explain the band diagram of MOS Structure at surface inversion and derive **07** the expression for threshold voltage. What is the need of scaling? Discuss constant voltage scaling in detail with its **07** merits and demerits. Q-4 Attempt all questions **(14)** a) Draw and explain the CMOS inverter. Find the $V_{IL},\,V_{IH}$ and V_{th} equation for **07** Page **1** of **2**



		CMOS inverter.		
	b)	Draw the combinational logic circuit using NMOS for the following Boolean expression:	07	
		(i)Y1 = (AB + CD + E)' $(ii) Y2 = (A(D + E) + BC)'$		
Q-5		Attempt all questions	(14	
	a)	Explain the estimation of interconnect parasitic.		
	b)	Discuss the effect of charge storage and charge leakage in pass transistor circuits.	07	
Q-6		Attempt all questions (1		
	a)	Explain in detail SR latch circuit.		
	b)	Explain in detail CMOS D-latch and edged triggered flip flop.		
Q-7		Attempt all questions (1		
	a)	Explain CMOS transmission gate logic.		
	b)	Explain Latch up problem in CMOS inverter. Mention causes and remedy for avoiding latch up.	07	
Q-8		Attempt all questions	(14	
	a)	Write short note on Fault types and models.	07	
	b)	Discuss various packaging technology used for VLSI chips.	07	

